Module Code	t.BA.ET.PM2.19HS								
ECTS Credits	4								
Language of Instruction/Examination	German								
Organizational Unit	InES								
Module Coordinator	Matthias Rosenthal	Matthias Rosenthal							
Legal Framework	The module description is part of the legal basis in addition to the general academic regulations. It is binding. During the first week of the semester a written and communicated supplement can specify the module description in more detail.								
Module Characteristic	Туре 4*								
	4 lab lessons per semester week and half-class	4 lab lessons per semester week and half-class							
Module Description	In this module a digital audio synthesizer is realized as a project on a programmable device (FPGA). Basic elements of digital technology such as combinatorial logic, digital counters and automats are applied playfully and creatively.								
Module Content	<ul> <li>Theoretical knowledge in digital technology (DT), which was acquired in the last semester, i tested in practice in this project course. At the same time, the necessary skills for structuring as well as writing and giving oral presentations during project implementation will be developed. Project scope: Conception, design, realization and testing of an audio synthesizer. The minimum features are DDS, Midi Decoder, Codec Controller, I2S Master; depending on the learning success, extra features can also be built in such as Melody Box, Play Recorder, LCD Display, FM Synthesis, Envelope. Getting to know and installing various building blocks and their functional principles: Audio codec, I2C, I2S, DDS, Midi, FM synthesis. Plan VHDL Simulations and Design Test Benches. Document and present project results. Communicate in project teams</li> </ul>								
	various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be	io codec, I2C, I2S	, DDS, Midi, F						
Prerequisite Knowledge	various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be	io codec, I2C, I2S	, DDS, Midi, Fl						
Learning Objectives	various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be project results Communicate in project teams	io codec, I2C, I2S	, DDS, Midi, Fl						
Learning Objectives	various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be project results Communicate in project teams Besuch von Digitaltechnik (DT)	io codec, l2C, l2S, enches Docum	, DDS, Midi, Finent and presen						
Learning Objectives	various building blocks and their functional principles: Aud synthesis       Plan VHDL Simulations and Design Test Be project results         Communicate in project teams         Besuch von Digitaltechnik (DT)         Students         Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming	io codec, l2C, l2S, enches Docum Competencies	, DDS, Midi, F hent and preserved pr						
Learning Objectives	various building blocks and their functional principles: Aud synthesis       Plan VHDL Simulations and Design Test Be project results         Communicate in project teams         Besuch von Digitaltechnik (DT)         Students         Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL         Manage a digital circuit from design phase to	io codec, l2C, l2S, enches Docum Competencies F, M	, DDS, Midi, F nent and prese Taxonomies K3						
Learning Objectives	various building blocks and their functional principles: Aud synthesis       Plan VHDL Simulations and Design Test Be project results         Communicate in project teams         Besuch von Digitaltechnik (DT)         Students         Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL         Manage a digital circuit from design phase to implementation on an FPGA prototype board	io codec, l2C, l2S, enches Docum Competencies F, M M, F	, DDS, Midi, F hent and prese Taxonomies K3 K5						
Learning Objectives	various building blocks and their functional principles: Aud synthesis       Plan VHDL Simulations and Design Test Be project results         Besuch von Digitaltechnik (DT)         Students         Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL         Manage a digital circuit from design phase to implementation on an FPGA prototype board         Create high-quality project documentation	io codec, I2C, I2S, enches Docum Competencies F, M M, F SE	, DDS, Midi, F hent and prese Taxonomies K3 K5 K3						
Learning Objectives	<ul> <li>various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be project results Communicate in project teams</li> <li>Besuch von Digitaltechnik (DT)</li> <li>Students</li> <li>Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL</li> <li>Manage a digital circuit from design phase to implementation on an FPGA prototype board</li> <li>Create high-quality project documentation</li> <li>Being able to use a digital VHDL simulator</li> <li>To organise and participate in a project from its inception</li> </ul>	io codec, I2C, I2S, enches Docum F, M M, F SE F, M	, DDS, Midi, F hent and prese K3 K5 K3 K3						
Learning Objectives	<ul> <li>various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be project results Communicate in project teams</li> <li>Besuch von Digitaltechnik (DT)</li> <li>Students</li> <li>Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL</li> <li>Manage a digital circuit from design phase to implementation on an FPGA prototype board</li> <li>Create high-quality project documentation</li> <li>Being able to use a digital VHDL simulator</li> <li>To organise and participate in a project from its inception to its completion.</li> </ul>	io codec, l2C, l2S, enches Docum F, M M, F SE F, M SE	, DDS, Midi, F hent and prese K3 K5 K3 K3 K3 K3						
Learning Objectives	various building blocks and their functional principles: Aud synthesis       Plan VHDL Simulations and Design Test Be project results         Besuch von Digitaltechnik (DT)         Students         Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL         Manage a digital circuit from design phase to implementation on an FPGA prototype board         Create high-quality project documentation         Being able to use a digital VHDL simulator         To organise and participate in a project from its inception to its completion.         Successfully communicate internally and externally         Lead projects and their team members to the final goal,	io codec, I2C, I2S, enches Docum F, M M, F SE F, M SE SO	, DDS, Midi, F hent and prese <b>Taxonomies</b> K3 K5 K3 K5 K5 K5						
Prerequisite Knowledge Learning Objectives (Competences)	<ul> <li>various building blocks and their functional principles: Aud synthesis Plan VHDL Simulations and Design Test Be project results Communicate in project teams</li> <li>Besuch von Digitaltechnik (DT)</li> <li>Students</li> <li>Describing digital basic circuits (combinatorial logic, counters, shift registers, automats) in the programming language VHDL</li> <li>Manage a digital circuit from design phase to implementation on an FPGA prototype board</li> <li>Create high-quality project documentation</li> <li>Being able to use a digital VHDL simulator</li> <li>To organise and participate in a project from its inception to its completion.</li> <li>Successfully communicate internally and externally</li> <li>Lead projects and their team members to the final goal, be able to perform constructive project meetings</li> <li>Assess whether a project is achievable with given means in due time. Estimate project schedules, costs and</li> </ul>	io codec, I2C, I2S, enches Docum F, M M, F SE F, M SE SO SO SO	, DDS, Midi, F hent and prese K3 K5 K3 K3 K5 K6 K6						

Module description: Digital Technology Project											
Performance Assessment	End-of-module exam	Assessmer	sessment Length (mi		min.)	Weig	hting	Form			
	oral exam				100						
	Performance assessment during the semester				Length (min.)	<b>v</b> -	Veighting	Form			
Classroom Attendance Requirement	None										
Learning material											
Comments	A project is realized during t lecturer.	he lessons. The	proje	ect will be a	accompar	nied by	a commu	nication			