

<b>Module description: Computer Engineering 2</b>	
<b>Module Code</b>	t.BA.XX.CT2.10HS
<b>ECTS Credits</b>	4
<b>Language of Instruction/Examination</b>	German
<b>Organizational Unit</b>	InES
<b>Module Coordinator</b>	Andreas Rüst
<b>Legal Framework</b>	The module description is part of the legal basis in addition to the general academic regulations. It is binding. During the first week of the semester a written and communicated supplement can specify the module description in more detail.
<b>Module Characteristic</b>	Type 3a  2 lecture lessons per semester week and class+ 2 lab bi-weekly lessons per semester and half-class
<b>Module Description</b>	The module covers memory hierarchies and their implications for software. Students also learn the features and application of basic peripheral devices of microcontrollers. Specific emphasis is placed on software techniques for structuring embedded programs and controlling program flow.
<b>Module Content</b>	<p><b>The module covers the expansion of a processor to a complete computer system. On the one hand, this comprises memory hierarchies, cache and virtual memory including their implications on software. On the other hand, students learn the the features and application of basic peripheral devices of microcontrollers. Specific emphasis is placed on software techniques to structure embedded programs and to control program flow.</b></p> <p><b>From processor to system</b></p> <ul style="list-style-type: none"> <li>• Organization of a microcontroller</li> <li>• Functionality of a system bus</li> <li>• Memory map and address decoding</li> <li>• Functionality and application of control- and status registers</li> </ul> <p><b>Application of peripheral devices</b></p> <ul style="list-style-type: none"> <li>• Connecting IOs through GPIO</li> <li>• Serial data transfer: UART / SPI / I2C</li> <li>• Timer / Counter and their applications</li> <li>• Analog Digital Converter (ADC)</li> <li>• Hardware Abstraction</li> </ul> <p><b>Memory hierarchies</b></p> <ul style="list-style-type: none"> <li>• Memory technologies: Volatile (SRAM, DRAM) vs. non-volatile (ROM, Flash, EEPROM)</li> <li>• Connecting external memory devices</li> <li>• Cache: Temporal and Spatial Locality, implications on software</li> </ul> <p><b>Control flow in programs</b></p> <ul style="list-style-type: none"> <li>• Structuring of a program into modules</li> <li>• Software State-Machines (State-Event Model)</li> <li>• Detection of events: Polling vs. interrupt-driven IO</li> <li>• Interrupt performance and latency</li> </ul> <p><b>Hardware oriented programming labs for a target system</b></p> <ul style="list-style-type: none"> <li>• Working with Cross-Compiler, Linker, Loader and Debugger</li> </ul>
<b>Prerequisite Knowledge</b>	The module requires the material from Computer Engineering 1 (CT1)

## Module description: Computer Engineering 2

Learning Objectives (Competences)	Students...	Competencies	Taxonomies																
	After the course, students are able to understand the organization and the functionality of a microcontroller. They can interpret timing diagrams of a system bus, understand address decoding and are able to write programs that access control and status registers.	M, F	K2, K3																
	Students are familiar with basic concepts for sequential control of program flow. They can model and implement a task as a software state-machine. They can discuss methods to detect events and can analyze them with regard to performance and latency.	F, M	K2, K3, K4																
	Students are able to give an overview of the major types of memory. Moreover, they are able to connect external memory device and to explain a typical memory hierarchy. They can explain the functionality of caches and can assess the implications on software.	F, M	K2, K3																
	For microcontrollers, students can describe the features and functions of basic peripheral devices. Moreover, they can use such devices in their own programs - either directly or with a Hardware Abstraction Layer. In addition, students can access external peripheral devices through serial communication (UART, SPI, I2C).	M, F	K2, K3																
<b>Performance Assessment</b>	<table border="1"> <thead> <tr> <th data-bbox="485 1032 732 1115">End-of-module exam</th> <th data-bbox="732 1032 895 1115">Assessment</th> <th data-bbox="895 1032 1058 1115">Length (min.)</th> <th data-bbox="1058 1032 1195 1115">Weighting</th> <th data-bbox="1195 1032 1461 1115">Form</th> </tr> </thead> <tbody> <tr> <td data-bbox="485 1115 732 1189">written exam</td> <td data-bbox="732 1115 895 1189">Grade</td> <td data-bbox="895 1115 1058 1189">90</td> <td data-bbox="1058 1115 1195 1189">70</td> <td data-bbox="1195 1115 1461 1189">acc. to module agreement</td> </tr> </tbody> </table>				End-of-module exam	Assessment	Length (min.)	Weighting	Form	written exam	Grade	90	70	acc. to module agreement					
End-of-module exam	Assessment	Length (min.)	Weighting	Form															
written exam	Grade	90	70	acc. to module agreement															
	<table border="1"> <thead> <tr> <th data-bbox="485 1245 895 1328">Performance assessment during the semester</th> <th data-bbox="895 1245 1058 1328">Assessment</th> <th data-bbox="1058 1245 1171 1328">Length (min.)</th> <th data-bbox="1171 1245 1308 1328">Weighting</th> <th data-bbox="1308 1245 1461 1328">Form</th> </tr> </thead> <tbody> <tr> <td data-bbox="485 1328 895 1429">written exam</td> <td data-bbox="895 1328 1058 1429">Grade</td> <td data-bbox="1058 1328 1171 1429">45</td> <td data-bbox="1171 1328 1308 1429">15</td> <td data-bbox="1308 1328 1461 1429">acc. to module agreement</td> </tr> <tr> <td data-bbox="485 1429 895 1536">Labs with presentations</td> <td data-bbox="895 1429 1058 1536">Grade</td> <td data-bbox="1058 1429 1171 1536"></td> <td data-bbox="1171 1429 1308 1536">15</td> <td data-bbox="1308 1429 1461 1536">acc. to module agreement</td> </tr> </tbody> </table>				Performance assessment during the semester	Assessment	Length (min.)	Weighting	Form	written exam	Grade	45	15	acc. to module agreement	Labs with presentations	Grade		15	acc. to module agreement
Performance assessment during the semester	Assessment	Length (min.)	Weighting	Form															
written exam	Grade	45	15	acc. to module agreement															
Labs with presentations	Grade		15	acc. to module agreement															
<b>Classroom Attendance Requirement</b>	<p>None</p> <p>The labs have to be submitted on site during the lab lessons.</p>																		
<b>Learning material</b>	<ul style="list-style-type: none"> <li>• Data Sheets and User Manual</li> <li>• Exercises</li> <li>• Lab descriptions</li> <li>• Slides</li> </ul>																		

## Module description: Computer Engineering 2

### Comments

**Mandatory mid-term exam:** Date according to course schedule. Missed exams: Dispensation in advance possible for justified cases. Afterwards only with medical certificate. Resit can be an oral exam. Missed exams without dispensation will receive a 1.0 grade.

**Labs:** grading based on the presence and number of solved labs. Lab solutions (programs) have to be presented and explained to the lecturer.

**Semester end exam:** Written exam or moodle, open book, without generative AI. Covers the topics from lectures and labs.